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[571 ABSTRACT 
An infrared charge-coupled-device (IR-CCD) imager 
uses an array of Schottky-barrier diodes (SBDs) as 
photosensing elements and uses a charge-coupled- 
device (CCD) for arranging charge samples supplied in 
parallel from the array of SBD’s into a succession of 
serially supplied output signal samples. Its sensitivity to 
infrared (IR) is improved by placing bias charges on the 
Schottky barrier diodes. Bias charges are transported to 
the Schottky barrier diodes by a CCD also used for 
charge sample read-out. 
4 Claims, 5 Drawing Figures 
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CCD IMAGER WITH PHOTODETECTOR BIAS 
INTRODUCED VIA THE CCD REGISTER 
The invention described herein was made in perfor- 5 
mance of work under NASA Contract No. NAS 
5-27800 and is subject to the provisions of Section 305 
of the National Aeronautics and Space Act of 1958 (72 
Stat. 435; 42 U.S.C. 2457). 
barrier diodes (SBD’s) used as photo sensors for sensing 
infrared (IR), the resultant charge samples developed 
by the diodes being arrayed for serial read-out in time 
by a charge-coupled-device (CCD)-that is, to IR- 
CCD imagers and, more particularly, to ones with im- IS 
proved sensitivity to IR. 
The present invention relates to arrays of Schottky 10 
BACKGROUND OF THE INVENTION 
Measurements by the inventor’s co-workers on IR- 
CCD imagers of the focal-plane-array (FPA) type, 20 
which employ platinum-silicide-silicon Schottky barrier - - -  
diodes as photosensors, have proven that imager sensi- 
tivity to IR is increased by applying an IR bias to the 
imager prior to the transfer of charge samples from the 
SBDs to the CCD portion of the imager. Arrangements 
for applying such IR bias in a working camera tend to 
be impractical, however. 
The IR bias generates charge carriers by photocon- 
version that fill surface traps and provide what is essen- 
tially the equivalent of a fat zero bias charge for the 
charge transfer process that removes charge packets 
accumulated in the photodetectors. These charge pack- 
ets are then conveyed by charge-coupled-device shift 
registers to the imager output. It is proposed to intro- 
duce bias charges into the photodetector SBD’s by 
charge transfer, rather than by photoconversion. 
SUMMARY OF THE INVENTION 
The present invention is embodied in an infrared 
imager in which the CCD shift registers, used in the 
process of conveying to the imager output the charge 
packets accumulated in the photodetectors, are put to 
use in placing bias charges into the photodetectors. This 
allows small IR responses to be completely flushed 
from those photodetectors in the ensuing charge trans- 
fer process. The IR responses are superposed on a fat 
zero bias charge to facilitate the efficient charge transfer 
of small IR responses to the imager output. 
BRIEF DESCRIPTION O F  THE DRAWING 
FIG. 1 is a schematic diagram of an infrared focal 
plane array/charge-coupled device (IRFPAKCD) 
imager using Schottky barrier diode (SBD) radiation 
detector elements in linear array for sensing infrared 
radiation, which imager differs from prior art imagers in 
that the clocking and switch control signals applied to it 
introduce fat zero bias charges into the SBD’s in accor- 
dance with the invention; 
FIG. 2 is a clocking diagram showing clocking and 
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switch control signals-applied to the FIG. 1 imager to 60 
cause it to exhibit improved sensitivity and reduced lag 
in accordance with the invention; 
FIG. 3 is a charge profile diagram showing (a) the 
transfer of fat zero bias charge into an SBD of FIG. 1 
imager and (b) the subsequent transfer of SBD photore- 65 
sponse superposed on fat zero bias charge, from the 
SBD into the charge-coupled-device (CCD) shift regis- 
ter used in the commutation of SBD photoresponse to 
the imager output stage, which charge transfers are 
made in accordance with the invention; 
FIG. 4 is a schematic diagram of an IRFPAKCD 
imager with auxiliary CCD shift register connection 
(rather than single transfer gate connection as in FIG. 1) 
between each SBD in the linear array and the CCD 
shift register used for parallell-to-series conversion, 
differing from the art in the reversible clocking of those 
auxiliary CCD shift register connections to introduce 
fat zero bias charges into the SBDs in accondance with 
the invention; and 
FIG. 5 is a clocking diagram of the FIG. 4 imager. 
DETAILED DESCRIPTION 
FIG. 1 shows a stylized representation of a portion 5 
of a semiconductor imager of the infrared focal plane 
array, charge-coupled-device type. Such an imager is 
commonly constructed on a monolithic silicon sub- 
strate. FIG. 1 presents portion 5 of such an imager, 
assuming one to be viewing the “top” surface of the 
substrate, on which surface CCD gate electrode struc- 
tures and Schottky barrier diode structures are dis- 
posed. IRFPAKCD imagers conventionally receive 
IR radiation from a direction such that it first impinges 
upon the top surface of the imager. Gate electrode 
structures 15, 22, 24, 26, 28 repose in a first polysilicon 
layer; gate electrode structures 17, 21, 23, 25, 27, 29, in 
a second polysilicon layer. The semiconductor imager 
includes at least one linear array 10 of Schottky barrier 
diode infrared detector elements; a plurality of paral- 
lelled straight-line linear arrays are customary in a pla- 
nar array of radiation detector elements. Linear array 
10 is shown in FIG. 1 to include Schottky barrier diode 
structures having “metal” (typically, platinum silicide 
or palladium silicide) cathodes 11 and 12 and the p-type 
substrate as a shared anode. The diode structures in line 
array 10 are for the most part surrounded by n-type 
guard rings indicated by lower-left to-upper-right diag- 
onal shading. That is, except at the left where n+ type 
diffusions, 13 and 14 indicated by upper-left-to-lower- 
right diagonal shading, are placed to ohmically contact 
cathodes 11 and 12 to offshoots 31 and 32 of a buried 
CCD channel 19. The guard ring and ohmic contacts 
13,14 etc. extend under the edges of the metal cathodes 
11,12 etc. as indicated by the dashed lines in the periph- 
eral portions of the cathodes. A first-layer-polysilicon 
gate electrode structure 15 responds to potential pulses 
supplied by a multiple-pole switch control 16 to selec- 
tively reduce a barrier potential induced in the semicon- 
ductor substrate at the left sides of the diode structures 
in array 10. A second-layer-polysilicon gate electrode 
structure 17 is biased (by means now shown) to provide 
channel stop between the diode structures in array 10 
and along the right sides of those structures. 
At the left of FIG. 1 a CCD shift register 20 is shown. 
This comprises a biased charge-coupled-device channel 
19 running top to bottom of imager portion 5 and a 
succession of gate electrode structures alternately in the 
first polysilicon layer and in the second polysilicon 
layer, of which gate electrode structures 21-29 are rep- 
resentative. By way of example these CCD gate elec- 
trode structures 21-29 have clocking signals selectively 
applied to them in four phases 91, $2,$3,94, to transfer 
charge packets towards the bottom of CCD shift regis- 
ter 20 for application to the imager output stage 30. The 
boundaries of BCCD channel 19 and of its offshoot 
BCCD channels 31,32 are shown by dashed l i e .  These 
boundaries are conventionally defmed by the edges of 
4,620,23 1 
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channel stops, as may be provided by the p-type sub- the close of the forward charge transfer interval ending 
strate in which the BCCD channels repose. (Alterna- at time ti (when fat zero charge packets occupy posi- 
tively or additionally, where three-layer-polysilicon tions under all 43 gates), during the interval between 
fabrication is used, gate structures for establishing chan- times ti and t2 when fat zero bias charge packets are 
ne1 stop regions by electrostatic induction may be 5 transferred into the Schottky barrier diodes of array 10 
placed in the first polysilicon layer; and the gate struc- to merge with accumulated photoresponse, during the 
tures shown in first and second polysilicon layers in interval between times t2 and t3 when charge packets 
FIG. 1 may instead respectively repose in the second descriptive of accumulated photoresponse superposed 
and third polysilicon layers.) on fat zero are transferred from the Schottky barrier 
BCCD channel 19 has offshoot charge transfer chan- 10 diodes of array 10 into CCD shift register 20, and dur- 
nels 31,32 etc. to facilitate selective transferal of charge ing the interval after time t3 when forward charge trans- 
packets, which have been respectively accumulated in fer in CCD register 20 is resumed. The potential on the 
Schottky barrier diode structures of array 10 responsive transfer gate 15 during these times is also shown. As 
to impinging IR, to positions in BCCD channel 19. Such shown by dashed line, $1 clock signal, or 4 4  clock sig- 
transfers are made when switch control 16 pulses gate 15 nal, or both 41 and 44clock signals may be held high at 
electrode 15 to lower barrier potential in offshoot chan- times preceding t2 until the times these clock signals are 
nels 31, 32 etc.; during this time forward clocking of normally high, to provide increased charge handling 
CCD register 20 is usually halted momentarily. In any capacity in shift register 20 during the transfer of charge 
case, the gate electrode structures in CCD register 20 from the SBD’s in array 10. 
which span main charge transfer channel 19 where 20 FIG. 3 shows the charge profiles (a) at a time be- 
offshoot charge transfer channels 31, 32 etc. join it, are tween ti and t2 and @) at a time between t2 and t3, spa- 
conditioned to induce electric field conditions in chan- tially aligned under the profile of the typical offshoot 
ne1 19 that facilitate charge transfer from the Schottky charge transfer channel (e.g., 31 or 32). Between times 
barrier diodes of array 10. Here, those gate electrode ti and t2 (as one may see referring back to FIG. 2) the 
structures 23, 27 etc. have clock phase 43 applied to 25 43 clocking signal is only so positive that a shallow 
them; and 43 is made positive during charge transfer. potential energy well is induced under each of the 43 
The charge packets transferred from Schottky barrier gate electrodes 23, 27 etc., a well at higher potential 
diodes in array 10 are often much less than “full-well”. energy level than the associated SBD in array 10. The 
To reduce the lag characteristic of the transfer of such flanking $1 and 44 gate electrodes are relatively nega- 
small charges and to promote charge transfer efficiency 30 tive, sufficiently so to keep the fat zero charge under the 
within CCD shift register 20, the charge packets after 43 gate electrode. Gate electrode 15 potential Vi5 is 
their transferral from the diodes have been superposed raised to a voltage V1 to reduce the barrier potential $1 
on bias charges of the predetermined level, commonly induced under gate electrode 15 sufficiently that the fat 
referred to as “fat zero” charge packets. A low-noise zero charge packets flow from under the 43 gate elec- 
charge injector 35 at the end of CCD shift register 20 35 trodes 23,27 etc. to their corresponding SBDs in array 
opposite imager output stage 30 injects a fat zero each 10. 
cycle of the forward clocking of shift register 20 as Between times t2 and t3  gate electrodes (as one may 
charge packets transferred from diodes in array 10 are see referring back to FIG. 2) are returned to the normal 
clocked to imager output stage 20. (A suitable low-noise clocking voltage levels associated with forward charge 
charge injector is described by W. F. Kosonocky in 40 transfer in CCD shift register 20. The potential energy 
US. Pat. No. 3,986,198 issued Oct. 12, 1976 and entitled well under the 43 gate electrode is full depth. Transfer 
“INTRODUCING SIGNAL AT LOW NOISE gate electrode 15 has a voltage V2, corresponding to a 
LEVEL TO CHARGE-COUPLED CIRCUIT”.) A channel potential $2 more positive than $1, applied to it 
succession of fat zero charge packets fills the positions to lower even further the potential energy barrier there- 
in shift register 20 left vacant by charge packets respon- 45 under. This allows the fat zero bias charge and accumu- 
sive to IR detection as they transfer forward. So, when lated photoresponse charge superposed thereon to flow 
the last charge packet responsive to IR detection has from the SBD cathode to under the 43 gate electrode, 
been transferred from CCD shift register 20 to imager which process resets the Schottky barrier electrode to 
output stage 30, CCD shift register 20 contains fat zero potential $2. 
charge packets on which charge packets accumulated in 50 While a barrier-channel transfer gate 15 has been 
the Schottky barrier diodes of array 10 can be super- described, the invention will work with a surface-chan- 
posed. ne1 transfer gate instead. It will even work if the barrier 
The operation thusfar described is in accordance with channel terminates under the transfer gate (15) and 
prior art practice. The present invention departs from there is an extension of the offshoot channel to a surface 
this practice by introducing further steps of operation. 55 channel under the transfer gate. In such use though, 
The fat zero charge packets left in CCD shift register 20 there will be trapping of some portion of the fat zero 
at the finish of the process of read-out to output stage 30 bias charge under the buried-channel portion of the 
are transferred into the Schottky barrier diodes in array transfer gate during charge flow into the SBD. This 
10 to provide bias for these photodetectors themselves; trapped charge will be recovered when charge flow is 
and the resulting charge packets in each of which 60 back into CCD shift register 20. The channel stops 
photoresponse charge is superposed on fat zero charge which define the boundaries of the surface-channel 
are then transferred from the diodes in array 10 to the offshoot charge transfer channels (replacing the BCCD 
CCD shift register 20. These charge packets, enlarged offshoot channels 31,32 etc.) are provided by p+ diffu- 
by respective fat zero charges, are transferred with sions or by appropriately biased gate electrode struc- 
greater efficiency and less lag than would be the case if 65 tures in a polysilicon layer underlying those in which 
they were not so enlarged by fat zero charges. gate electrodes 21-29 and a transfer gate electrode 15 
FIG. 2 is a clocking diagram showing the $1, 42, 43, are formed. BCCD offshoot channels under transfer 
44, clocking voltages applied to CCD shift register 20 at gate 15 are preferred in that they eliminate a possible 
. 
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source of charge partitioning noise. On the other hand 
surface charge transfer channel under transfer gate 15 
provides inherent anti-blooming protection. 
FIG. 4 illustrates how each of the offshoot charge 
transfer channels 31', 32' etc. of the charge transfer 5 
channel 19 of a CCD shift register 2 0  reading out 
photoresponse from an array 10' of SBD's may be ar- 
ranged to operate, not with a single transfer gate 15 as 
in FIG. 1, but rather as an auxiliary CCD shift register 
with a plurality of overspanning gate electrodes. These 10 
gate electrodes are clocked to transfer fat zero bias 
charge packets into the SBDs between a time h, when 
fat zero charge packets are disposed under all 43 gate 
electrodes in the CCD shift register 20', and a later time 
t6. The gate electrodes in the auxiliary CCD shift regis- 15 
ter are then clocked in reverse sequence from time t6 
through time t7 to transfer photoresponse charge super- 
posed on fat zero bias charge from the SBD's back into 
CCD shift register 20. 
FIG. 4 imager. The imager is clocked three-phase dur- 
ing normal forward charge transfer through CCD shift 
register 20'. The gate electrodes overspanning BCCD 
channel 19' of shift register 2 0  that are receptive of 
each of successive clock phases 41, $2, 43 repose in 25 
respective layers of polysilicon. Gate electrodes 41, 44, 
47 etc. in the first polysilicon layer are shown connected 
by top metalization 51 to receive $1 clock signal. Gate 
electrodes 42,45,48 etc. in the second polysilicon layer 
are shown connected by top metalization 52 to receive 30 
42 clock signal. The 41 and 42 clock signals are sus- 
pended in the low state from time t to t7 as maybe seen 
in FIG. 5 clocking diagram. Gate electrodes 43, 46 etc. 
are in the third polysilicon layer and are shown con- 
nected by top metalization 53 to receive 43 clocking 35 
signal. 
Three gate electrode structures 49, 50, 51 located in 
the second, first and third polysilicon layers, respec- 
tively, run from top to bottom of portion 5 of the FIG. 
4 imager and of its preceding and succeeding portions. 40 
These gate electrode structures 49, 50, 51 overspan the 
offshoot charge transfer channels 31', 32' etc. and re- 
ceive clocking signals (PA,  4~ and 4~ respectively. 
Gate electrode 51 is cut away where it overspans 
offshoot BCCD channel 3 2  to show how the channel 45 
stop gate structure 17' wraps around the right side of 
the n-type guard ring of each of the SBD's of array 10. 
Gate structure 17' may as an alternative be in the first, 
rather than the second, layer of polysilicon. Gate elec- 
trodes 45, 46 and 49 are cut away to reveal first-layer- 50 
polysilicon gate electrode 44 more fully. Gate electrode 
44 (or its like 41, 47 etc.) hooks downward at its right 
end past the channel stop edge defining the right side of 
BCCD channel 19 to bias the semiconductor substrate 
between adjoining second-layer polysilicon gate elec- 55 
trodes 49 and 45 (or its like 42, 48, etc.). While the 
channel stop structure (not specifically shown) is pre- 
sumed to be formed by p diffusions in FIG. 4, structural 
variations which permit the channel stops to be induced 
by gate electrode structures in the first layer of polysili- 60 
con are possible (e.g., by transposing each of the 
polysilicon structures shown up one layer, the last layer 
being in a fourth polysilicon layer or in top metalization 
such as aluminum). 
register 2 0  prior to time h and after t7 clocking signals 
+A and +B are held negative so charge cannot transfer 
between the SBD's in array 10' and BCCD channel 19 
FIG. 5 is a clocking diagram of the operation of the 20 
During the normal forward clocking of CCD shift 65 
,23 1 
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of CCD shift register 20. From time t through t5 clock- 
ing is such that continues clocking in 41 phase and 
4 B  continues clocking in 42 phase to transfer fat zero 
charges rightward from under 43 gate electrodes 43,46 
etc. through a shallow potential energy well induced 
under gate electrode 51 into the SBDs of array 10'. 
From time t6 to t7 $c, $E, (PA clocking is reversed in 
phase order to transfer charge packets leftward from 
the SBDs of array 10 into BCCD channel 19 of CCD 
shift register 20. 
Variants of the clocking procedures of FIGS. 2 and 5 
are possible in which dynamic clocking is suspended for 
a time between introduction of fat zero bias charges into 
the SBD's and transfer of accumulated photoresponses 
superposed on fat zeroes from the SBD's. 
A variety of other charge transfer structures for lin- 
ear and planar arrays of photodetectors, each of which 
embodies the invention, will readily occur to one skilled 
in the art of CCD imager design and armed with this 
disclosure. This should be borne in mind when constru- 
ing the scope of the claims which follow. 
What is claimed is: 
1. In a semiconductor imager including a linear array 
of photodetector diodes arranged to provide photocon- 
version to charge of radiation impinging thereon; 
a CCD shift register having a charge transfer channel 
between an input end thereof and an output end 
thereof, which charge transfer channel parallels 
said linear array of photodetector diodes and has 
respective offshoots facilitating connection with 
those photodetector diodes; 
an imager output stage for generating imager output 
signal responsive to charge packets supplied 
thereto from the output end of said CCD shift 
register; 
means for transferring at selected times, separated by 
image integration intervals, charge packets from 
said photodetector diodes to said charge transfer 
channel via its respective offshoots to them; 
means for forward clocking said CCD register during 
said image integration intervals to successively 
transfer to said imager output stage charge packets 
transferred into respective successive stages 
thereof from said photodetector diodes; and 
means for improving the charge transfer efficiency of 
charge transfer from said photodetector diodes to 
said charge transfer channel, comprising: 
means for transferring respective bias charge packets 
into said photodetector diodes to augment charge 
accumulated from photoconversion, said transfer- 
ring respective bias charge packets into said photo- 
detector diodes being done prior to each said se- 
lected time of transferring charge packets from said 
photodetectors, thereby to cause at those selected 
times transferring of charge packets from said pho- 
todetector diodes each of which packets comprises 
charge accumulated from photoconversion super- 
posed on bias charge. 
2. An improved semiconductor imager comprising: 
a h e a r  array of photodetector diodes arranged to 
provide photoconversion to charge of radiation 
impinging thereon; 
a CCD shift register having a charge transfer channel 
between an input end thereof and an output end 
thereof, which charge transfer channel parallels 
said linear array of photodetector diodes and has 
respective offshoots facilitating connection with 
those photodetector diodes; 
4.620,23 1 
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an imager output stage for generating imager output 
signal responsive to charge packets supplied 
thereto from the output end of said CCD shift 
register; 
means for transferring at said selected times, sepa- 
rated by image integration intervals, charge pack- 
ets from said photodetector diodes to said charge 
transfer channel via its respective offshoots to 
them; 
means for forward clocking said CCD register during 
said image integration intervals to successively 
transfer to said imager output stage charge packets 
transferred into respective successive stages 
thereof from said photodetector diodes; 
means for injecting fat zero charge packets into the 
input end of said CCD shift register during its for- 
ward clocking; and 
means for improving the charge transfer efficiency of 
charge transfer from said photodetectors to said 
charge transfer channel, which means comprises 
means for transferring into said photodetector diodes 
as bias charge packets, before each of said selected 
times, respective ones of the fat zero charge pack- 
ets then reposing in the stages of said CCD shift 
register, to augment charge accumulated from 
photoconversion prior to each selected time of 
transferring charge packets out of said photodetec- 
tor diodes, thereby to cause at those selected times 
transferring of charge packets out of said photode- 
tector diodes each of which packets comprises 
charge accumulated from photoconversion super- 
posed on bias charge. 
3. An improved semiconductor imager as set forth in 
claim 2 wherein each of said offshoots of said charge 
transfer channel has a transfer gate electrode disposed 
5 
10 
15 
20 
25 
30 
35 
8 
over it, to which potential is applied during the forward 
clocking of said CCD shift register that will induce a 
barrier to charge transfer through the offshoot of said 
charge transfer channel, to which potential is applied by 
said means for transferring fat zero charge packets into 
said photodetector diodes before each of said selected 
times that will partially reduce the barrier to implement 
transfer of the fat zero charge packet, and to which 
potential is applied by said means for transferring 
charge packets from said photodetector diodes that will 
further reduce the barrier to Eransfer of charge to imple- 
ment transfer of the charge packet from the photodetec- 
tor diode to which said offshoot connects; and wherein 
said means for transferring fat zero charge packets in- 
cludes means for adjusting the potential energy level in 
said charge transfer channel so fat zero charge packets 
will transfer over said partially reduced barriers in- 
duced by potential on said transfer gate. 
4. An improved semiconductor imager as set forth in 
claim 2 wherein each of said offshoot channels is a 
portion of a respective auxiliary CCD shift register; 
wherein said means for transferring fat zero charge 
packets into said photodetector diodes before each of 
said selected times essentially consists of means for 
clocking said auxiliary CCD shift registers in a first 
direction selected to transfer fat zero charge packets 
into said photodetector diodes for time sufficient to 
effect those transfers; and wherein said means for trans- 
ferring charge packets from said photodetector diodes 
during said selected times essentially consists of means 
for clocking said auxiliary shift registers in a second 
direction opposite the first for time sufficient to effect 
those transfers. * * * * *  
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